

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 058 246 A2

(12)

# EUROPEAN PATENT APPLICATION

(43) Date of publication:  
06.12.2000 Bulletin 2000/49

(51) Int. Cl.<sup>7</sup>: G11B 7/125

(21) Application number: 00301451.1

(22) Date of filing: 24.02.2000

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

(72) Inventor: Seo, Jin-gyo  
Suwon-city, Kyungki-do (KR)

(74) Representative:  
Chugg, David John et al  
Appleyard Lees,  
15 Clare Road  
Halifax, West Yorkshire HX1 2HY (GB)

(30) Priority: 25.05.1999 KR 9918848


(71) Applicant:  
SAMSUNG ELECTRONICS CO., LTD.  
Suwon-City, Kyungki-do (KR)

## (54) Method and apparatus of controlling power supplied to laser diode

(57) A method and apparatus for controlling the power of a laser diode (160), which can prevent fluctuation in the laser power of the laser diode (160) at a record/playback area of an optical disc (180). The apparatus for controlling the power of the laser diode includes a controller (300) for providing an automatic power control of the laser diode (APC controller), interposed between an up/down counter (208) and a laser diode driver (140), the APC controller (300) for latching

the output of the up/down counter (208) in synchronism with a periodic synchronization signal, and outputting the latch result to the laser diode driver (140). Therefore, the power level of the laser diode (160) can be periodically controlled according to the sub-divided control modes, so that the laser power level remains resilient to external noise, compared to continuous control operation through the entire mode.

FIG. 2



EP 1 058 246 A2

## Description

**[0001]** The present invention relates to a method and apparatus of controlling power supplied to a laser diode to an optimal level in an optical recording/playback apparatus, and more particularly, to a method and apparatus of controlling the power supplied to a laser diode, so that fluctuation in the power of the laser diode, which occurs at a record/playback area of an optical disc, can be prevented.

**[0002]** With the advent of multimedia, the demand for high-density recording medium has increased. Such high-capacity recording mediums include magnetic optical disc drives (MODD), digital versatile disc-read only memory (DVD-ROM) drives, DVD-random access memory (DVD-RAM) drives and the like.

**[0003]** Such optical recording apparatuses must be optimized with high-accuracy depending on the type of optical recording media used. In order to ensure accurate recording/playback of data, such optical recording apparatuses includes an automatic laser diode power control (APC) circuit for controlling the power applied to a laser diode (LD).

**[0004]** Figure 1 is a block diagram showing the structure of an APC circuit in a conventional optical recording apparatus. In Figure 1, reference numeral 120 represents a write waveform generator for generating write pulses to form spaces and marks according to data to be recorded, reference numeral 140 represents a LD driver for controlling the power of a LD 160 according to the write pulses generated by the write waveform generator 120. Data to be recorded is input to the write waveform generator 120, in the form of a non return to zero inverted (NRZI) signal. Also, in the case of a DVD-RAM, a combination of a first pulse, a last pulse, a cooling pulse and a multi-pulse train is output.

**[0005]** An APC circuit 200 includes a photo diode (PD) 202, a variable gain amplifier (VGA) 204, a comparator (COMP) 206, an up/down counter 208 and a digital-to-analog converter (DAC) 210. The PD 202 receives laser beams reflected by a disc 180, and generates a current signal corresponding to the amount of received laser beam. The VGA 204 amplifies the current signal from the PD 202 to a predetermined gain and converts the current signal into a voltage signal. The COMP 206 compares the output from the VGA 204 to a reference voltage  $V_{ref}$ , and outputs a binary decision signal indicating which one is higher than the other, according to the comparison result.

**[0006]** The up/down counter 208 performs up or down counting based on the comparison result from the COMP 206. If the decision signal from the COMP 206 represents that the output from the VGA 204 is higher than the reference voltage  $V_{ref}$ , for example, if the decision signal is low, the up/down counter 208 performs up-counting. Meanwhile, if the decision signal represents that the output from the VGA 204 is lower than the reference voltage  $V_{ref}$ , for example, if the decision sig-

nal is high, the up/down counter 208 performs down-counting. The count result from the up/down counter 208 is applied through the DAC 210 to the LD driver 140. The LD driver 140 controls amount of power supplied to the LD 160 according to the amplitude of the signal applied from the DAC.

**[0007]** The APC circuit 200 of Figure 1 detects the difference between the output level of the LD 160, which is detected by the PD 202, and the reference voltage, and controls the power supplied to LD 160 in accordance with the detected difference. However, in the APC circuit 200 of Figure 1, the output from the LD 160 continuously changes even at an effective data area of the disc 180 due to continuous operating characteristic of the up/down counter 208. Thus, it is difficult to obtain an accurate recording/playback result. In addition, the APC 200 is susceptible to external noise.

**[0008]** An aim of embodiments of the present invention is to provide an improved method of controlling the power supplied to a laser diode (LD) even at the effective data area of a disc.

**[0009]** Another aim of embodiments of the present invention is to provide an apparatus for controlling the power of a LD by this method.

**[0010]** According to a first aspect of the present invention, there is provided a method for controlling the power of a laser diode by using a difference between a laser level reflected by a disc and a reference level, the difference being detected after the laser level reflected by the disc is compared with the reference level, the method comprising the steps of: (a) generating a periodic synchronization signal; and (b) controlling the power of the laser diode in synchronism with the synchronization signal.

**[0011]** Preferably, the step (b) comprises the sub-steps of: (b1) latching the power level of the laser diode in response to the synchronization signal; (b2) comparing the latched output level with the reference level; and (b3) controlling the power level of the laser diode according to the difference between the latched output level and the reference level, which is obtained in the sub-step (b2).

**[0012]** Preferably, the sub-step (b1), the synchronization signal has a predetermined enable interval, and the power level of the laser diode is latched during the enable interval.

**[0013]** In the sub-step (b1), the power level of the laser diode may be sampled during the enable interval, and the average of the sampled power levels latched.

**[0014]** The disc may be a digital versatile disc-random access memory (DVD-RAM), and the synchronization signal is a mirror signal indicating an mirror area of the DVD-RAM. Alternatively, the disc may be a digital versatile disc-random access memory (DVD-RAM), and the synchronization signal is a gap signal indicating a gap area of the DVD-RAM. In a further alternative, the disc may be a digital versatile disc-random access memory (DVD-RAM), and the synchronization signal is

obtained by dividing a clock signal required to drive the DVD-RAM, the division ratio may be variable.

[0015] The step (b) may comprise the sub-steps of: (b1) sampling control values designating the power level of the laser diode, in synchronism with the synchronization signal; (b2) calculating the average of a predetermined number of the sampled control values; and (b3) controlling the power level of the laser diode with the average of the sampled control values. The synchronization signal may be obtained by dividing a clock signal required to drive the disc. In this case, the division ratio may be variable.

[0016] According to a second aspect of the invention, there is provided an apparatus for controlling the power of a laser diode, comprising: a photo diode for receiving laser light reflected by a disc to generate a current signal corresponding to the level of the received laser; a comparator for comparing the output from the photo diode with a reference voltage and outputting a binary decision signal which indicates which input for the comparison is higher than the other input; an up/down counter for up/down counting the binary decision signal in accordance with the comparison result of the comparator; a laser diode driver for controlling a power level of the laser diode according to the count result of the up/down counter; and a controller for providing an automatic power control of the laser diode (APC controller), interposed between the up/down counter and the laser diode driver, the APC controller being arranged for latching the output of the up/down counter in synchronism with a periodic synchronization signal, and outputting the latch result to the laser diode driver.

[0017] The synchronization signal may have a predetermined enable interval, and the APC controller may latch the output from the up/down counter at the end of the enable interval.

[0018] The APC controller may sample the output from the up/down counter during the enable interval, and latch the average of a predetermined number of the sampled outputs.

[0019] The disc may be a digital versatile disc-random access memory (DVD-RAM), and the synchronization signal is a mirror signal indicating an mirror area of the DVD-RAM. Alternatively, the disc may be a digital versatile disc-random access memory (DVD-RAM), and the synchronization signal is a gap signal indicating a gap area of the DVD-RAM. In a further alternative, the disc may be a digital versatile disc-random access memory (DVD-RAM), and the synchronization signal is obtained by dividing a clock signal required to drive the DVD-RAM, in which case, the division ratio may be variable.

[0020] The APC controller may sample sampling control values designating the power level of the laser diode, in synchronism with the synchronization signal, and latch a predetermined number of sampled control values. The synchronization signal may be obtained by

dividing a clock signal required to drive the DVD-RAM. The division may be variable.

[0021] For a better understanding of the invention, and to show how embodiments of the same may be carried into effect, reference will now be made, by way of example, to the accompanying diagrammatic drawings in which:

Figure 1 is a block diagram showing the structure of a conventional automatic laser diode power control (APC) circuit;

Figure 2 is a block diagram showing the structure of an apparatus for controlling the power supplied to a laser diode (LD) according to an embodiment of the present invention;

Figure 3 illustrates relationship between the sector format of a digital versatile disc-random access memory (DVD-RAM) and mirror and gap signals;

Figure 4 shows waveforms illustrating the operation of the apparatus of Figure 2; and

Figure 5 is a block diagram showing a detailed structure of the apparatus of Figure 2.

[0022] Referring to Figure 2, which is a block diagram showing the structure of an apparatus for controlling the power supplied to a laser diode (hereinafter, referred to as automatic laser diode power control (APC) circuit), elements that perform the same as those of Figure 1 are represented by the same reference numerals as those used in Figure 1, and an explanation thereof will be omitted. Reference numeral 300 represents an APC controller and reference numeral 310 represents a control signal generator.

[0023] The APC controller 300 controls the output from the digital-to-analog converter (DAC) 210 according to the selected APC mode. In the present invention, the APC mode includes a sub-APC mode, an average APC mode and a sub-average APC mode. The sub-APC mode refers to a mode where the APC is controlled at a non-data record area of a disk and the control value is maintained up to the following area of the disc. In a digital versatile disc-random access memory (DVD-RAM), the non-data record area includes, for example, a mirror or gap area.

[0024] In the average APC mode, the average of the current control value from the DAC 210 and a previous control value obtained prior to a predetermined time through APC control performed preceding the current APC control is provided to the laser diode (LD) driver 140. Also, in the sub-average APC mode, an average of control values from the non-data record area of the disc, such as mirror or gap area is obtained, and the average is maintained up to the following area of the disc.

[0025] The control signal generator 310, which is

controlled by a microcomputer (not shown), controls an operating mode and operating area of the APC controller 300 while a mirror or gap signal MIRROR/GAP is applied.

**[0026]** Figure 3 illustrates the relationship between the format of a sector of a DVD-RAM, and mirror and gap signals. The sector of DVD-RAM essentially includes a header area, a mirror area 402 and a data recording area. A header signal for tracking control is recorded in the header area, and no signal is recorded in the mirror area 402 according to specifications. In the data record area which includes a gap area 404, a sector address, data and the like are recorded. As shown in Figure 3, a mirror signal MIRROR indicates the mirror area 402 of a disk and a gap signal GAP indicates the gap area 404 of the disk.

**[0027]** In Figure 4, which shows waveforms illustrating the operation of the APC circuit shown in Figure 2, a waveform (a) represents a waveform of a mirror or gap signal MIRROR/GAP, a waveform (b) represents laser power fluctuation in the conventional APC circuit shown in Figure 1, in which APC is performed over the entire area of the disc. Also, waveforms (c) through (e) illustrate laser power fluctuation in the sub-APC mode, the average APC mode and the sub-average APC mode, respectively, in the APC circuit shown in Figure 2.

**[0028]** As shown in the waveform (c) of Figure 4, in the sub-APC mode, a control value, which is latched at the end of the mirror or gap area, is maintained up to the following mirror or gap area. Also, in the average APC mode, shown in the waveform (d), the average of control values is used, so that the laser power does not sharply change within an APC range. In the sub-average APC mode shown in the waveform (e), the average of control values in the mirror or gap area is maintained up to the next mirror or gap area.

**[0029]** In the sub-APC mode or sub-average APC mode, the APC circuit of Figure 2 performs APC over a period of one sector because the mirror and gap signals MIRROR/GAP are generated once every sector. Also, since the APC is performed in a non-data record area such as a mirror area, or in an area that is not used, such as gap area, continuous fluctuation in laser power does not occur.

**[0030]** In the average APC mode, the APC circuit shown in Figure 2 shows resilience against external noise, by using the average of the current and preceding control values. That is, the average APC mode provides an effect of low-pass-filtering the control values, so that the APC operation in the average APC mode is resilient against external noise that may contain a radio frequency (RF) component.

**[0031]** Figure 5 is a block diagram showing a detailed structure of the APC circuit of Figure 2. In Figure 5, elements which perform in the same manner as those of Figure 1 are represented by the same reference numerals as those used in Figure 1. The gain of the VGA 204 is varied according to control signals WR

and ER, which are applied thereto. The comparator (COMP) 206 includes a first COMP 206a which is used in a playback mode, and a second COMP 206b which is used in erase and record modes. The up/down counter 208 includes five counters 208a through 208e. The first up/down counter 208a is used in a read mode, the second up/down counter 208b is used for lands in the erase mode, the third up/down counter 208c is used for grooves in the erase mode, the fourth up/down counter 208d is used for lands in the erase and record modes, and the fifth up/down counter 208e is used for grooves in the erase and record modes.

**[0032]** The DAC 210 includes three DACs 210a through 210c. The first DAC 210a is used in the read mode, the second DAC 210b is used in the erase mode, and the third DAC 210c is used in the record mode. Also, a MUX 212 including first and second MUXs 212a and 212b couples the second through fifth counters 208b through 208e, to the second and third DACs 210b and 210c, according to whether the current mode is the erase or record mode and whether the current track is a land or groove. The first MUX 212a is used to couple the second and third counters 208b and 208c to the second DAC 210b in the erase mode, and the second MUX 212b is used to couple the fourth and fifth counters 208d and 208e to the third DAC in the record mode.

**[0033]** A BUF 214 including first through third BUFs 214a through 214c buffers the outputs from the first through third DACs 210a through 210c in the read mode and provide the buffered results to the LD driver 140. In the read mode, the first BUF 214a buffers the output from the first DAC 210a and outputs the result to the LD driver 140, the second BUF 214b buffers the output from the second DAC 210b and outputs the result to the LD driver 140, and the third BUF 214c buffers the output from the third DAC 210c and outputs the result to the LD driver 140.

**[0034]** First and second reference voltages Vref1 and Vref2 are provided to the COMP 206 by the operation of latches 216 and 217, fourth and fifth DACs 218 and 219, fifth and fourth BUFs 220 and 221, and a third MUX 222. The latch 216, which is for use in a read mode, latches a reference data RD1 which is provided from the microcomputer in the read mode, and provides the latched data to the fourth DAC 218. The fourth DAC 218 converts the latched data into analog data, and the fourth BUF 220 outputs the analog data from the fourth DAC 218, as the first reference voltage Vref1 for the read mode, to the first COMP 206a. The latch 217, which is for use in erase and record modes, latches reference data RD2\_1, RD2\_2, RD2\_3 and RD2\_4 which are provided from the microcomputer in the erase and record modes. The latch 217 includes first through fourth latches 217a through 217d. The first latch 217a latches the reference data RD2\_1 for the erase mode and lands, the second latch 217b latches the reference data RD2\_2 for the erase mode and grooves, the third latch 217c latches the reference data RD2\_3 for the

record mode and lands, and the fourth latch 217d latches the reference data RD2\_3 for the record mode and grooves.

[0035] The third MUX 222 selectively outputs one of the outputs from the first through fourth latches 217a through 217d according to whether the current mode is the erase or record mode and whether the current track is a land or groove. The fifth DAC 219 converts the data from the third MUX 222 into analog data, and the fifth BUF 221 outputs the analog data from the fifth DAC 219, as the second reference voltage Vref2 for the erase and record modes, to the second COMP 206b. Here, the number of up/down counters, DACs and COMPs may be varied.

[0036] The APC controller 300 controls the value to be provided to the DAC 210 in accordance with the APC mode selected by the microcomputer. The control signal generator 310, which is controlled by the microcomputer, controls the operating mode and operating area of the APC controller 300 while the mirror or gap signal MIRROR/GAP is applied. A divider 320 divides a reference clock signal CK of a drive to generate a periodic signal. In a disc such as a DVD-RAM, which has no mirror or gap area, the control signal generator 310 controls the operating mode and operating area of the APC controller 300 according to a division signal DV from the divider 320. In such cases, the APC operation is periodically performed. Also, the period of the APC operation can be controlled by varying a division ratio in the divider 320.

[0037] Hereinafter, the operation of the APC circuit shown in Figure 5 will now be described in greater detail according to the APC modes.

#### 1) Sub-APC mode

[0038] The APC circuit of Figure 5 performs APC operations over a period of one sector in the sub-APC mode, and maintains the control value latched at the current mirror or gap area up to the following mirror or gap area. The latching at the mirror or gap area can be performed at any point throughout the entire area, and preferably, at the end point of the area.

[0039] The sub-APC mode is set by the control of the microcomputer. The control signal generator 310 generates a control signal, under the control of the microcomputer, which controls the APC controller 300 such that it operates in the sub-APC mode. Also, the control signal can control the APC controller 300 such that it operates while the mirror or gap signal MIRROR/GAP, or the division signal DV is applied.

[0040] The APC controller 300 latches a signal from the up/down counter 208, or the MUX 212, while it is enabled by the mirror or gap signal MIRROR/GAP, or the division signal DV. In the present embodiment, the APC controller 300 can latch and process 8 samples in the mirror or gap area. The control value latched by the APC controller 300 is applied through the DAC 10 and

the BUF 214 to the LD driver 140.

[0041] In the sub-APC mode, the APC controller 300 performs latching in a period of the mirror or gap signal MIRROR/GAP or of the division signal DV, so that the latched control value can be maintained until the following mirror or gap signal MIRROR/GAP, or division signal DV is applied. Thus, the power of the LD 160 can be maintained until the following mirror or gap signal MIRROR/GAP or division signal DV is applied.

#### 2) Average APC mode

[0042] In the average APC mode, the APC circuit of Figure 5 controls the LD driver 140 with the average of control values for a predetermined period. The average APC mode is set by the control of the microcomputer. The control signal generator 310 generates a control signal under the control of the microcomputer, which controls the APC controller 300 such that it operates in the average APC mode.

[0043] The APC controller 300 samples control values from the up/down counter 208a or the MUX 212, and calculates the average of a predetermined number of the sampled values. The average is applied to the LD driver 140 through the DAC 210 and the BUF 214. In the average APC mode, the APC controller 300 controls the power of the LD 160 with the average of control values output for a predetermined period. The average APC mode provides an effect of low-pass-filtering control values, so that the APC operation in the average APC mode is resilient against external noise, which may contain an RF component.

#### 3) Sub-average APC mode

[0044] In the sub-average APC mode, the APC circuit of Figure 5 performs APC operation in a period of one sector, and maintains the average of the control values generated during the mirror or gap area up to the following mirror or gap area. The sub-average APC is set by the control of the microcomputer. The control signal generator 310 generates a control signal under the control of the microcomputer, which controls the APC controller 300 such that it operates in the sub-average APC mode.

[0045] The APC controller 300 calculates the average of the control values from the up/down counter 208 or the MUX 212, while it is enabled by the mirror or gap signal MIRROR/GAP, or the division signal DV, and latches the calculated average. In the present embodiment, 8 samples at the mirror or gap area are latched and processed. The average latched by the APC controller 300 is applied to the LD driver 140 through the DAC 210 and the BUF 214.

[0046] In the sub-average APC mode, the APC controller 300 latches the average of the control values in a period of the mirror or gap signal MIRROR/GAP, or of the division signal DV, so that the latched average of

control values is maintained until the following mirror or gap signal MIRROR/GAP, or division signal DV is applied. In addition, controlling the power of the LD 160 with the average of control values generated during when the mirror or gap signal MIRROR/GAP, or division signal DV is applied, provides an effect of performing low-pass-filtering, the APC operation in the sub-average APC mode is resilient against external noise which may include an RF component.

#### 4) Read mode

**[0047]** In the read mode, APC operation is performed by a loop which includes the latch 216, the fourth DAC 218, the fourth buffer 220, the first COMP 206a, the first up/down counter 208a, the APC controller 300, the first DAC 210a, the first BUF 214a, the LD driver 140, the LD 160, the PD 202 and the VGA 204. When the microcomputer is initialized, a desired power level for the LD 160 is simultaneously stored in the latch 216 for the read mode. The operation of the LD 160 is started by the power level stored in the latch 216.

**[0048]** The fourth DAC 218 converts the latched data from the latch 216 into analog data, and the fourth BUF 220 outputs the analog data from the fourth DAC 218, as the first reference voltage Vref1 for the read mode, to the first COMP 206a. The first up/down counter 208a counts the decision signal from the first COMP 206a, the first DAC 210a converts the count value from the first up/down counter 208a into an analog value, and the first BUF 214a buffers the output from the first DAC 210a, and provides the result to the LD driver 140.

**[0049]** The LD 160 outputs the power under the control of the LD driver 140, and the PD 202 detects the power level. The detected power level is provided as one input of the first COMP 206a through the VGA 204. If the power from the LD 160 is higher than the power level which is latched by the latch 216, the decision signal from the first COMP 206a is asserted to a logic low, so that the first up/down counter 208a downcounts the decision signal by one. Accordingly, a lower control value is applied to the LD driver 140, and thus the power level from the LD 160 is decreased. Meanwhile, if the power from the LD 160 is lower than the power level which is latched by the latch 216, the decision signal from the first COMP 206a is asserted to a logic high, so that the first up/down counter 208a upcounts the decision signal by one. Accordingly, a higher control value is applied to the LD driver 140, thereby raising the power level from the LD 160.

**[0050]** The above operation is continued until the power level from the LD 160 reaches the power level latched by the latch 216.

#### 5) Erase mode

**[0051]** In the erase mode, APC operation is performed by a loop which includes the latch 217, the third

MUX 222, the fifth DAC 219, the fifth buffer 221, the second COMP 206b, the second and third up/down counters 208b and 208c, the first MUX 212a, the APC controller 300, the second DAC 210b, the second BUF 214b, the LD driver 140, the LD 160, the PD 202 and the VGA 204. When the microcomputer is initialized, a desired power level for the LD 160 is simultaneously stored in the latch 217 for the erase and record modes. The operation of the LD 160 is started by the power level stored in the latch 217.

**[0052]** In the erase mode, the optical output of a disc such as a DVD-RAM must be varied according to the type of tracks (lands or grooves), and thus the first latch 217a for lands and the second latch 217b for grooves are used. The third MUX 222 selects the output of the first latch 217a or the second latch 217b according to the type of tracks. In particular, a signal for identifying lands or grooves, which is generated in a tracking servo control circuit, is used.

**[0053]** The fifth DAC 219 converts the data from the third MUX 222 into analog data, and the fifth BUF 221 outputs the analog data from the fifth DAC 219, as the second reference voltage Vref2 for the erase mode, to the second COMP 206b. The up/down counter 208 counts the decision signal from the second COMP 206b. In particular, the second up/down counter 208b for lands and the third up/down counter 208c for grooves, are used according to whether the track is a land or groove. The first MUX 212a selects the output of the second up/down counter 208b or the third down/up counter 208c, according to the type of tracks.

**[0054]** The second DAC 210b converts the count value from the second or third up/down counter 208b or 208c into an analog value, and the second BUF 214b buffers the analog value from the second DAC 210b, and provides the result to the LD driver 140. The LD 160 outputs the power under the control of the LD driver 140, and the PD 202 detects the power level. The detected power level is provided as one input of the second COMP 206b through the VGA 204.

#### 6) Record mode

**[0055]** In the record mode, APC operation is performed by a loop which includes the latch 217, the third MUX 222, the fifth DAC 219, the fifth buffer 221, the second COMP 206b, the fourth and fifth up/down counters 208d and 208e, the second MUX 212b, the APC controller 300, the third DAC 210c the third BUF 214c, the LD driver 140, the LD 160, the PD 202 and the VGA 204. When the microcomputer is initialized, a desired power level for the LD 160 is simultaneously stored in the latch 217 for the erase and record modes. The operation of the LD 160 is started by the power level stored in the latch 217.

**[0056]** In the record mode, the optical output of a disc such as a DVD-RAM must be varied according to the type of tracks (lands or grooves), and thus the third

latch 217c for lands and the fourth latch 217b for grooves are used. The third MUX 222 selects the output of the third latch 217c or the fourth latch 217b according to the type of tracks.

**[0057]** The fifth DAC 219 converts the data from the third MUX 222 into analog data, and the fifth BUF 221 outputs the analog data from the fifth DAC 219, as the second reference voltage  $V_{ref2}$  for the record mode, to the second COMP 206b. The up/down counter 208 counts the decision signal from the second COMP 206b. In particular, the fourth up/down counter 208d for lands and the fifth up/down counter 208e for grooves, are used according to whether the track is a land or groove. The second MUX 212b selects the output of the fourth up/down counter 208d or the fifth down/up counter 208e, according to the type of tracks.

**[0058]** The third DAC 210c converts the count value from the fourth or fifth up/down counter 208d or 208e into an analog value, and the third BUF 214c buffers the analog value from the third DAC 210c, and provides the result to the LD driver 140. The LD 160 outputs the power under the control of the LD driver 140, and the PD 202 detects the power level. The detected power level is provided as one input of the second COMP 206b through the VGA 204.

**[0059]** In the present embodiment, the APC circuit according to the present invention periodically operates according to the three sub-divided APC modes, that is, according to the sub-APC mode, the average APC mode and the sub-average APC mode. However, the APC circuit can also operate continuously through the entire APC mode, as does the conventional APC circuit shown in Figure 1.

**[0060]** As described above, the APC circuit according to the present invention periodically controls the power level of the LD, unlike the conventional APC circuit having the continuous operating characteristic, so that the laser power level may remain constant, and resilience to external noise can also be obtained. Also, the APC operation is performed at a non-effective data area, not at the effective data area, so that accurate recording/playback result can be ensured.

**[0061]** While this invention has been particularly shown and described with reference to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.

**[0062]** The reader's attention is directed to all papers and documents which are filed concurrently with or previous to this specification in connection with this application and which are open to public inspection with this specification, and the contents of all such papers and documents are incorporated herein by reference.

**[0063]** All of the features disclosed in this specification (including any accompanying claims, abstract and drawings), and/or all of the steps of any method or proc-

ess so disclosed, may be combined in any combination, except combinations where at least some of such features and/or steps are mutually exclusive.

**[0064]** Each feature disclosed in this specification (including any accompanying claims, abstract and drawings), may be replaced by alternative features serving the same, equivalent or similar purpose, unless expressly stated otherwise. Thus, unless expressly stated otherwise, each feature disclosed is one example only of a generic series of equivalent or similar features.

**[0065]** The invention is not restricted to the details of the foregoing embodiment(s). The invention extend to any novel one, or any novel combination, of the features disclosed in this specification (including any accompanying claims, abstract and drawings), or to any novel one, or any novel combination, of the steps of any method or process so disclosed.

## Claims

1. A method for controlling the power of a laser diode by using a difference between a laser level reflected by a disc and a reference level, the difference being detected after the laser level reflected by the disc is compared with the reference level, the method comprising the steps of:
  - (a) generating a periodic synchronization signal; and
  - (b) controlling the power of the laser diode in synchronism with the synchronization signal.
2. The method of claim 1, wherein the step (b) comprises the sub-steps of:
  - (b1) latching the power level of the laser diode in response to the synchronization signal;
  - (b2) comparing the latched output level with the reference level; and
  - (b3) controlling the power level of the laser diode according to the difference between the latched output level and the reference level, which is obtained in the sub-step (b2).
3. The method of claim 2, wherein in the sub-step (b1), the synchronization signal has a predetermined enable interval, and the power level of the laser diode is latched during the enable interval.
4. The method of claim 3, wherein in the sub-step (b1), the power level of the laser diode is sampled during the enable interval, and the average of the sampled power levels is latched.
5. The method of claim 1, wherein the step (b) com-

prises the sub-steps of:

- (b1) sampling control values designating the power level of the laser diode, in synchronism with the synchronization signal; 5
- (b2) calculating the average of a predetermined number of the sampled control values; and
- (b3) controlling the power level of the laser diode with the average of the sampled control values. 10
6. The method of claim 5, wherein the synchronization signal is obtained by dividing a clock signal required to drive the disc. 15
7. The method of claim 6, wherein the division ratio can be varied.
8. An apparatus of controlling the power of a laser diode, comprising: 20
- a photo diode (202) for receiving laser light reflected by a disc (180) to generate a current signal corresponding to the level of the received laser; 25
- a comparator (206) for comparing the output from the photo diode (202) with a reference voltage and outputting a binary decision signal which indicates which input for the comparison is higher than the other input; 30
- an up/down counter (208) for up/down counting the binary decision signal in accordance with the comparison result of the comparator (206); 35
- a laser diode driver (140) for controlling a power level of the laser diode (160) according to the count result of the up/down counter (208); and 40
- a controller (300) for providing an automatic power control of the laser diode (160) (APC controller), interposed between the up/down counter (208) and the laser diode driver (140), the APC controller (300) being arranged for latching the output of the up/down counter (208) in synchronism with a periodic synchronization signal, and outputting the latch result to the laser diode driver (140). 45
9. The apparatus of claim 8, wherein the synchronization signal has a predetermined enable interval, and the APC controller (300) latches the output from the up/down counter (208) at the end of the enable interval. 55
10. The apparatus of claim 9, wherein the APC controller (300) samples the output from the up/down counter (208) during the enable interval, and latches the average of a predetermined number of the sampled outputs.
11. The method of claim 1 or the apparatus of claim 8, wherein the disc (180) is a digital versatile disc-random access memory (DVD-RAM), and the synchronization signal is a mirror signal indicating an mirror area of the DVD-RAM.
12. The method of claim 1 or the apparatus of claim 8, wherein the disc (180) is a digital versatile disc-random access memory (DVD-RAM), and the synchronization signal is a gap signal indicating a gap area of the DVD-RAM.
13. The method of claim 1 or the apparatus of claim 8, wherein the disc (180) is a digital versatile disc-random access memory (DVD-RAM), and the synchronization signal is obtained by dividing a clock signal required to drive the DVD-RAM.
14. The method or apparatus of claim 13, wherein the division ratio can be varied.
15. The apparatus of claim 8, wherein the APC controller (300) samples sampling control values designating the power level of the laser diode, in synchronism with the synchronization signal, and latches a predetermined number of sampled control values.
16. The apparatus of claim 15, wherein the synchronization signal is obtained by dividing a clock signal required to drive the DVD-RAM.
17. The apparatus of claim 16, wherein the division ratio can be varied.



FIG. 1 (PRIOR ART)




FIG. 2




FIG. 3




FIG. 4





FIG. 5





(12) **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:  
**16.08.2001 Bulletin 2001/33**

(51) Int Cl.7: **G11B 7/125**

(43) Date of publication A2:  
**06.12.2000 Bulletin 2000/49**

(21) Application number: **00301451.1**

(22) Date of filing: **24.02.2000**

(84) Designated Contracting States:  
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU**  
**MC NL PT SE**  
 Designated Extension States:  
**AL LT LV MK RO SI**

(72) Inventor: **Seo, Jin-gyo**  
**Suwon-city, Kyungki-do (KR)**

(74) Representative: **Chugg, David John et al**  
**Appleyard Lees,**  
**15 Clare Road**  
**Halifax, West Yorkshire HX1 2HY (GB)**

(30) Priority: **25.05.1999 KR 9918848**


(71) Applicant: **SAMSUNG ELECTRONICS CO., LTD.**  
**Suwon-City, Kyungki-do (KR)**

(54) **Method and apparatus of controlling power supplied to laser diode**

(57) A method and apparatus for controlling the power of a laser diode (160), which can prevent fluctuation in the laser power of the laser diode (160) at a record/playback area of an optical disc (180). The apparatus for controlling the power of the laser diode includes a controller (300) for providing an automatic power control of the laser diode (APC controller), interposed between an up/down counter (208) and a laser diode

driver (140), the APC controller (300) for latching the output of the up/down counter (208) in synchronism with a periodic synchronization signal, and outputting the latch result to the laser diode driver (140). Therefore, the power level of the laser diode (160) can be periodically controlled according to the sub-divided control modes, so that the laser power level remains resilient to external noise, compared to continuous control operation through the entire mode.

**FIG. 2**





European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 00 30 1451

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	EP 0 713 215 A (CANON KABUSHIKI KAISHA) 22 May 1996 (1996-05-22)	1	G11B7/125
A	* column 5, line 44 - column 6, line 39; figures 1,2A-2I *	2,5,8, 11-13	
A	US 4 856 011 A (KAZUYUKI SHIMADA ET AL) 8 August 1989 (1989-08-08) * abstract *	1,8	
A	PATENT ABSTRACTS OF JAPAN vol. 1996, no. 12, 26 December 1996 (1996-12-26) & JP 08 203084 A (HITACHI LTD), 9 August 1996 (1996-08-09) * abstract *	1,8	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
			G11B
The present search report has been drawn up for all claims			
Place of search <b>MUNICH</b>		Date of completion of the search <b>25 June 2001</b>	Examiner <b>Chaumeron, B</b>
<p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone  Y : particularly relevant if combined with another document of the same category  A : technological background  O : non-written disclosure  P : intermediate document</p> <p>T : theory or principle underlying the invention  E : earlier patent document, but published on, or after the filing date  D : document cited in the application  L : document cited for other reasons  &amp; : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03/02 (Pct/Co:)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 00 30 1451

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

25-06-2001

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
EP 0713215	A	22-05-1996	JP	8147744 A	07-06-1996
			US	5627813 A	06-05-1997
US 4856011	A	08-08-1989	JP	61174787 A	06-08-1986
JP 08203084	A	09-08-1996	NONE		

EPC FORM P0409

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82